

TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. 371

XA-9594

U.S. APPLICATION NO. (IF KNOWN, SEE 37 CFR

10/009826

INTERNATIONAL APPLICATION NO.
PCT/JP00/03723INTERNATIONAL FILING DATE
08/06/00 (8 June 2000)PRIORITY DATE CLAIMED
17/06/99 (17 June 1999)

TITLE OF INVENTION

SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF

APPLICANT(S) FOR DO/EO/US

MATSUOKA, Hideyuki; SAKATA, Takeshi; KIMURA, Shinichiro; YAMANAKA, Toshiaki; KACHI, Tsuyoshi; and
SEKIGUCHI, Tomonori

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☐ This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (24) indicated below.
4. ☒ The US has been elected by the expiration of 19 months from the priority date (Article 31).
5. ☒ A copy of the International Application as filed (35 U.S.C. 371 (c) (2))
 - a. ☐ is attached hereto (required only if not communicated by the International Bureau).
 - b. ☒ has been communicated by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☒ An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).
 - a. ☒ is attached hereto.
 - b. ☐ has been previously submitted under 35 U.S.C. 154(d)(4).
7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371 (c)(3))
 - a. ☐ are attached hereto (required only if not communicated by the International Bureau).
 - b. ☐ have been communicated by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☒ have not been made and will not be made.
8. ☐ An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371 (c)(4)).
10. ☐ An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).
11. ☒ A copy of the International Preliminary Examination Report (PCT/IPEA/409).
12. ☒ A copy of the International Search Report (PCT/ISA/210).

Items 13 to 20 below concern document(s) or information included:

13. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
14. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
15. ☒ A **FIRST** preliminary amendment.
16. ☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
17. ☐ A substitute specification.
18. ☐ A change of power of attorney and/or address letter.
19. ☐ A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825.
20. ☐ A second copy of the published international application under 35 U.S.C. 154(d)(4).
21. ☒ A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).
22. ☐ Certificate of Mailing by Express Mail
23. ☒ Other items or information:

26 sheets of formal drawings
Copy of Form IPCT/IB/308Assignee Information:
Assignee: Hitachi, Ltd.

U.S. APPLICATION NO. (IF KNOWN, SEE 37 CFR 10/009826)		INTERNATIONAL APPLICATION NO. PCT/JP00/03723		ATTORNEY'S DOCKET NUMBER XA-9594	
--	--	--	--	--	--

24. The following fees are submitted: BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)) : <input type="checkbox"/> Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO \$1040.00 <input checked="" type="checkbox"/> International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO \$890.00 <input type="checkbox"/> International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$740.00 <input type="checkbox"/> International preliminary examination fee (37 CFR 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$710.00 <input type="checkbox"/> International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4) \$100.00 <div style="text-align: right;">ENTER APPROPRIATE BASIC FEE AMOUNT =</div>				CALCULATIONS PTO USE ONLY <table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td style="width: 50%;"></td> <td style="width: 50%;"></td> </tr> <tr> <td style="text-align: right;">\$890.00</td> <td></td> </tr> <tr> <td style="text-align: right;">\$0.00</td> <td></td> </tr> </table>				\$890.00		\$0.00	
\$890.00											
\$0.00											
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492 (e)).				<table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td style="width: 50%;"></td> <td style="width: 50%;"></td> </tr> <tr> <td style="text-align: right;">\$0.00</td> <td></td> </tr> </table>				\$0.00			
\$0.00											

CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE						
Total claims	35 - 20 =	15	x \$18.00		\$270.00				
Independent claims	9 - 3 =	6	x \$84.00		\$504.00				
Multiple Dependent Claims (check if applicable). <input type="checkbox"/>					\$0.00				
TOTAL OF ABOVE CALCULATIONS =					\$1,664.00				
<input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27). The fees indicated above are reduced by 1/2.					\$0.00				
SUBTOTAL =					\$1,664.00				
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492 (f)).					\$0.00				
TOTAL NATIONAL FEE =					\$1,664.00				
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31) (check if applicable). <input type="checkbox"/>					\$0.00				
TOTAL FEES ENCLOSED =					\$1,664.00				
					<table border="1" style="width:100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Amount to be refunded</td> <td style="width: 50%; text-align: center;">\$</td> </tr> <tr> <td>charged</td> <td style="text-align: center;">\$</td> </tr> </table>	Amount to be refunded	\$	charged	\$
Amount to be refunded	\$								
charged	\$								

a. ☒ A check in the amount of **\$1,664.00** to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. _____ in the amount of _____ to cover the above fees. A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. **50-1165** A duplicate copy of this sheet is enclosed.

d. ☐ Fees are to be charged to a credit card. **WARNING:** Information on this form may become public. **Credit card information should not be included on this form.** Provide credit card information and authorization on PTO-2038.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Mitchell W. Shapiro
Miles & Stockbridge P.C.
1751 Pinnacle Drive
Suite 500
McLean, Virginia 22102
(703) 903-9000

SIGNATURE

Mitchell W. Shapiro

NAME

31,568

REGISTRATION NUMBER

December 17, 2001

DATE

XA-9594

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

MATSUOKA, Hideyuki et al.

Intl. Appln. No.: PCT/JP00/03723

Intl. Filing Date: 8 June 2000

For: SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD
THEREOF

* * *

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Prior to examination, please amend the above-identified
patent application as indicated below.

IN THE CLAIMS:

1. (Amended) A semiconductor memory device comprising:
a semiconductor substrate;

1
4
a memory cell array, disposed on the semiconductor substrate, having plural memory cells, word lines and data lines for selecting the memory cells; and

a peripheral circuit disposed on the semiconductor substrate;

wherein the memory cell has a multi-layer of a conductive layer, an insulating layer and plural semiconductor layers containing impurities of different conduction type, and a potential can be applied to the insulating layer that enables the movement of carriers by way of the multi-layer.

2005-03-09 09:29:00
8. (Amended) A semiconductor memory device as defined in claim 4, wherein an impurity concentration of the layer present in contact with the surface of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell is $1 \times 10^{17} \text{ cm}^{-3}$ or less on the surface of the semiconductor substrate.

30. (Amended) A semiconductor memory device as defined in claim 1, wherein at least a portion of a memory device is disposed in the semiconductor substrate and a memory capacity is 256 Mbits or more.

Please add the following claims:

32. (New) A semiconductor memory device comprising:

a semiconductor substrate;

a memory cell array, disposed on the semiconductor substrate, having plural memory cells, word lines and data lines for selecting the memory cells; and

a peripheral circuit disposed on the semiconductor substrate;

wherein the memory cell has a multi-layer of a conductive layer, an insulating layer and plural semiconductor layers containing impurities, and a current that flows when a potential is applied to the insulating layer capable of moving carriers by way of the multi-layer has a hysteresis characteristic relative to the applied voltage.

33. (New) A semiconductor memory device as defined in claim 5, wherein an impurity concentration of the layer present in contact with the surface of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell is $1 \times 10^{17} \text{ cm}^{-3}$ or less on the surface of the semiconductor substrate.

34. (New) A semiconductor memory device as defined in claim 6, wherein an impurity concentration of the layer present in contact with the surface of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell is $1 \times 10^{17} \text{ cm}^{-3}$ or less on the surface of the semiconductor substrate.

35. (New) A semiconductor memory device as defined in claim 7, wherein an impurity concentration of the layer present in contact with the surface of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell is $1 \times 10^{17} \text{ cm}^{-3}$ or less on the surface of the semiconductor substrate.

REMARKS

Claims 1 and 30 have been amended and Claim 32 has been added to conform with the amendments submitted during the international stage.

Claim 8 has been amended to avoid the surcharge for multiple dependent claims. Claims 33-35 correspond to the dependencies eliminated from 8.


The Commissioner is hereby authorized to charge to Deposit Account No. 50-1165 any fees that may be required by

this paper and to credit any overpayment to that Account. If any extension of time is required in connection with the filing of this paper and has not been requested separately, such extension is hereby requested.

Respectfully submitted,

MWS:lmb

By:



Mitchell W. Shapiro

Reg. No. 31,568

Miles & Stockbridge P.C.
1751 Pinnacle Drive
Suite 500
McLean, Virginia 22102-3833
(703) 610-8687

December 17, 2001

Marked-Up Copy of Claims -- PCT/JP00/03723

1. (Amended) A semiconductor memory device
comprising:

a semiconductor substrate;
a memory cell array, disposed on the semiconductor
substrate, having plural memory cells, word lines and data
lines for selecting the memory cells; and
a peripheral circuit disposed on the semiconductor
substrate;

wherein the memory cell has a multi-layer of a
conductive layer, an insulating layer and plural
semiconductor layers containing impurities of different
conduction type, and a potential can be applied to the
insulating layer that enables the movement of carriers by
way of the multi-layer.

8. (Amended) A semiconductor memory device as
defined in [any one of claims 4 to 7] claim 4, wherein an
impurity concentration of the layer present in contact with
the surface of the semiconductor substrate among the plural
semiconductor layers containing impurities for forming the
memory cell is
 $1 \times 10^{17} \text{ cm}^{-3}$ or less on the surface of the semiconductor
substrate.

1009826-034902
20050929 09295000T

30. (Amended) A semiconductor memory device as defined in claim 1, wherein at least a portion of a memory device is disposed in the semiconductor substrate and a memory capacity is 256 Mbits or more.

26/pr 1

SPECIFICATION

Semiconductor Memory Device and Manufacturing
Method Thereof

Technical Field

The present invention relates to a semiconductor memory device and a manufacturing method thereof.

Background Art

Heretofore, demand for dynamic random access memories (DRAM) that has attained improvement for integration at a rate of four times per three year, has been increased more and more along with an explosive increase in the sales sum of personal computers in recent years. Already, mass production for 16 Mbits has passed the peak and development has been progressed at present for the mass production of 64 Mbits using a size of 0.2 μm or less as the micro-fabrication in the next generation.

The memory cell for DRAM from 16 Kb to those put into products at present is constituted with a transistor 50 as a switch and a capacitor 51 for accumulating storage charges. Such a memory cell is referred to as 1 transistor cell. In the memory cell, the signal voltage read to data line BL is determined depending on the ratio of the capacitance Cs to the capacitor voltage 51 and the parasitic capacitance Cd of the

10009826-031900

data line BL. Further, since the signal voltage of the memory cell is charged to the voltage for the data line by reading the information, it is destructive reading. Accordingly, the memory cell of this type requires a refreshing operation of rewriting the data. WL in the figure shows a word line.

One of the greatest subjects in the memory cell is insurance of necessary and sufficient capacitance C_s of the capacitor with two view points of the signal voltage of the memory cell and the durability to the soft errors. In order to solve the subject, the memory cell is constituted as a three dimensional structure and the height for the capacitor has been increased more and more along with micro-miniaturization in order to ensure necessary and sufficient accumulation capacitance. Fig. 2 shows an example of such a memory cell. Fig. 2 shows a cross section for a portion of a memory array 60 and a peripheral circuit 61. As described above, the height of the memory cell is increased for ensuring the capacitance thereof. In the example shown in Fig. 2, the capacitor 63 is mounted on a semiconductor substrate 77 disposed with a switching transistor 50. The capacitor has a lower electrode 73, an insulating layer 74, and an upper electrode 75. Since the capacitor is mounted on the semiconductor substrate, the height inevitably increases in order to ensure a desired capacitance for the capacitor. An example of such a memory cell is seen, for example, in Fig. 1

However, increase for the height of the capacitor results in large height difference between the memory array 60 and the peripheral circuit 61. This remarkably reduces the margin for various designs to the process including lithography. This directly leads to the increase of the manufacturing cost. It is inevitable that the problem will become severer in DRAM after 256 Mbits. In view of the background described above, it has been highly expected for a memory cell not requiring capacitor instead of the existent 1 transistor cell. As described above, it is anticipated a considerable difficulty for the attainment of DRAM after 256 Mbits of memory capacitance with the existent 1 transistor cell in view of a physical reason because of the increasing height of the capacitor.

Further, while an example of using a device that utilizes a multistable current state to a memory cell has also been reported, it has not yet been put to practical use at present. Such an example is described, for example, in US Patent Nos. 5745407 and 5535156.

The invention of the present application intends to drastically turn such current background.

Disclosure of Invention

In order to solve such problems, the invention of the

According to the invention of the present application, the cell area in semiconductor memory device is extremely small to enable high integration degree. Further, according to the invention of the present application, it can provide a semiconductor memory device requiring no refreshing and suitable to embedding with logics, as well as a manufacturing method thereof. More specifically, the invention of the present application can provide a random access memory (RAM) with extremely small memory cell area and capable of attaining high integration degree.

A bistable diode that can be used in the invention of the present application is a negative resistance element having at least a high impedance state and a low impedance state.

A specific structure in a typical example of a bistable diode that can be used in the invention of the present application has a basic structure as shown in Fig. 3A. That is, the basic structure thereof comprises a multi-layered

structure of a conductive layer (1)/insulating layer (2)/n-type semiconductor layer (3)/p-type semiconductor layer (4). Substantially the same discussion can be applied also to a structure in which the order of layering is replaced between the n-type semiconductor (3) and the p-type semiconductor (4) excepting that the polarity is inverted. Typical examples of the n-type semiconductor layer (3) and the p-type semiconductor (4) are n-type silicon layer and p-type silicon layer, respectively. Accordingly, the n-type semiconductor layer (3) and the p-type semiconductor layer (4) are to be explained with silicon layers respectively. Further, the insulating layer can be constituted with plural insulating layers. This example is to be described later.

Now, in the structure shown in Fig. 3(a), a positive bias is applied to the p-type silicon 3. At the initial stage, an n-type silicon band is bent at the boundary of the insulating layer (2)/n-type silicon layer (3). However, since holes are not accumulated at the boundary thereof in this case, a depletion layer 5 is formed on the surface of semiconductor crystals. Fig. 3(b) is a band-structural view showing the state. The state in Fig. 3(b) shows a so-called deep depression state. As a result, most of the application voltage is applied to the surface depletion layer formed in the boundary of the insulator (2)/n-type silicon (3). Accordingly, since the voltage applied on the insulating layer

(2) is weak, movement of the carriers by way of the insulating layer, for example, tunneling effect is inhibited. As a result, the memory cell is in a high impedance state.

Reference numeral for each of the layers in Fig. 3(b) corresponds to the structure shown in Fig. 3(a). In the drawing, a small tunnel current 6 is shown by an arrow. Further, the state of the applied voltage to the insulating layer (2), so-called a tunnel film is depicted by reference numeral 9. The movement of carriers by way of the insulating layer is to be explained by means of movement by a so-called tunneling effect.

Further, when the voltage applied to the p-type silicon is increased, hole current from a PN-junction 7 formed in the inside of the substrate increases to form an inversion layer 8 at the boundary of the insulator (2)/n-type silicon (3). Accordingly, most of the application voltage is applied to the insulating layer (2). As a result, tunneling of electrons from the conductor (1) is enabled and since electrons injected from the conductor (1) neutralize donors of the n-type silicon layer (3), the barrier for the hole injection is further lowered and the current is further increased. Thus, the low impedance state of the memory cell is attained.

Fig. 3C shows a band structural view in this state. The reference numerals for each of the layers in Fig. 3(c) correspond to the structure in Fig. 3(a). In the figure, a

large tunnel current 6 is depicted by a fat arrow.

As a result, the device shows a bistable state. Accordingly, when a load resistance is connected in series with the device exemplified in Fig. 3, there are present two stable points as shown in Fig. 4. Accordingly, a memory device can be constituted with such a constitution. Fig. 4 is a graph schematically showing operation characteristics of the device exemplified in Fig. 3 when a load resistance is connected in series therewith. In Fig. 4, the abscissa expresses voltage and the ordinate expresses current. All the unit are arbitrary units. Fig. 4 shows the characteristics in the high impedance state and the low impedance state described above and further shows a load line in a case of connecting a resistor. Then, Fig. 4 shows the two stable points described above as "H" and "L".

Fig. 5 is a constitutional example of a memory cell array using the bistable diode. As shown in Fig. 5, memory cells 100 can be arranged at the intersections of word lines WL1, WL2 and bit lines BL1 and BL2. The memory cell 100 is constituted as described above with a conductive layer, an insulating layer, an n-type silicon layer and a p-type silicon layer. Reference numeral 101 denotes a load resistance for the diode. The load resistance 101 is sometimes designed specifically by a so-called parasitic resistance in view of the constitution of the semiconductor device. Accordingly, it

(1) A first mode is a semiconductor memory device characterized by comprising a semiconductor substrate; a memory cell array, disposed on the semiconductor substrate, having plural memory cells, word lines and data lines for selecting the memory cells; and a peripheral circuit disposed on the semiconductor substrate; wherein the memory cell has a multi-layer of a conductive layer, an insulating layer and plural semiconductor layers containing impurities, and a potential can be applied to the insulating layer that enables the movement of carriers by way of the multi-layer.

Usually, the plural memory cells are arranged in a matrix manner.

(2) A second mode is a semiconductor memory device characterized by comprising a semiconductor substrate; a memory cell array, disposed on the semiconductor substrate, having plural memory cells, word lines and data lines for selecting the memory cells; and a peripheral circuit disposed on the semiconductor substrate on the periphery of the memory cell array; wherein the memory cell has a multi-layer of a conductive layer, an insulating layer and plural semiconductor layers containing impurities, and the multi-layer of the memory cell has bistable characteristics for the resistance value.

(3) A third mode is a semiconductor memory device characterized by comprising a semiconductor substrate; a

10009826-031902

memory cell array, disposed on the semiconductor substrate, having plural memory cells, word lines and data lines for selecting the memory cells; and a peripheral circuit, disposed on the semiconductor substrate, which is constituted with plural insulated gate field effect transistors (MISFET) on the periphery of the memory cell array; wherein the memory cell has a multi-layer of a conductive layer, an insulating layer that enables the tunneling effect and plural semiconductor layers containing impurities, and the semiconductor layers containing impurities are present in the semiconductor substrate.

In this case, it is extremely important that the plural semiconductor layers containing the impurities are present in the semiconductor substrate. The characteristics of the invention according to the present application can be attained extremely favorably. That is, the embodiment of the invention according to the present application can provide the structure of MISS (Metal Insulator Semiconductor Switch) with characteristics of higher performance. The plural semiconductor layers containing the impurities can be confined electrically within the semiconductor substrate.

(4) A fourth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (1) to (3), wherein the plural semiconductor layers containing impurities constituting the memory cell have at least two semiconductor

(5) A fifth mode is a semiconductor memory device as defined in the forgoing paragraph (4), wherein a position of junction formed of the two semiconductor layers of different p-type and n-type conduction of the memory cell is shallower than the depth of a device isolation region formed in the semiconductor substrate. Since the junction position of both between the P-type and N-type semiconductor regions is shallower than the depth of the device isolation region, both of the P-type and N-type semiconductor regions are defined by the insulation region of the device isolation region. Accordingly, this constitution can separate the memory cell in a self-aligned manner by utilizing the device isolation region.

(6) A sixth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (4) and (5) described above, wherein the position for the PN junction of the memory cell is shallower than the depth of 0.3 μm from the

surface of the semiconductor substrate.

This mode shows practical and useful PN junction position in the field of the semiconductor device. In particular, this structure can define the position of the PN junction by the formation of the isolation insulating layer.

(7) A seventh mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (4) to (6), wherein at least one of the plural semiconductor layers containing impurities for forming the memory cell has a impurity concentration that is higher in the inside of the semiconductor substrate than on the surface of the semiconductor substrate.

Since the concentration of the impurities at the PN junction is increased by the constitution, the width of the depression layer is more narrowed. Accordingly, punch through of the region including the depletion layer can be suppressed. On the other hand, the impurity concentration is set lower at the boundary constituted of the insulating layer and the semiconductor layer than that at the inside. Accordingly, the switching voltage of the device can be lowered. That is, low voltage operation of the devices is enabled.

The low voltage operation is a useful characteristic for constituting the memory array using NDR (Negative Differential Resistance) using this semiconductor device.

(8) An eighth mode is a semiconductor memory device as

2025 RELEASE UNDER E.O. 14176

defined in any one of the forgoing paragraphs (4) to (7), wherein an impurity concentration of the layer present in contact with the surface of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell is $1 \times 10^{17} \text{ cm}^{-3}$ or less on the surface of the semiconductor substrate.

This mode shows the practical and useful range of the impurities concentration in the field of the semiconductor device.

(9) A ninth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (4) to (8), wherein a maximum impurity concentration of a layer present in adjacent with the surface of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell is $1 \times 10^{17} \text{ cm}^{-3}$ or more.

This mode shows the practical and useful range of the impurities concentration in the field of the semiconductor device.

(10) A tenth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (4) to (9), wherein a maximum impurity concentration of the layer present in the inside of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell is $1 \times 10^{17} \text{ cm}^{-3}$ or more.

(11) An eleventh mode is a semiconductor memory device

"03190" 92850001

as defined in any one of the foregoing paragraphs (4) to (10), wherein a position of the PN junction of the memory cell is at a place deeper than a position at which an impurity concentration is maximum of a layer present in contact with the surface of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell.

(12) A twelfth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (1) to (3), wherein the plural semiconductor layers containing impurities for forming the memory cell comprise two P-type layers putting an N-type layer therebetween, or two N-type layers putting a P-type layer therebetween.

(13) A thirteenth mode is a semiconductor memory device wherein two P-type layers and an N-type layer present apart from the surface of the semiconductor substrate among the three semiconductor layers containing impurities for forming the memory cell satisfy the conditions as defined in any one of the foregoing paragraphs (5) to (11).

Modes set forth below are extremely practical and useful embodiments when the memory cell according to the invention of the present application is incorporated as a semiconductor memory device. The concrete examples are to be explained in the columns of preferred embodiments.

(14) A fourteenth mode is a semiconductor memory device

2005826-034900

as defined in any one of the foregoing paragraphs (3) to (13), wherein the conductive layer of the memory cell is a conductive layer connected to a gate electrode of an insulate gate field effect transistor (MISFET) in the peripheral circuit.

(15) A fifteenth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (3) to (14), wherein the conductive layer of the memory cell comprises a multi-layer containing N-type or P-type polycrystal silicon.

(16) A sixteenth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (3) to (15), wherein the insulating layer of the memory cell is an insulating layer connected with an insulating layer of an insulated gate field effect transistor (MISFET) in the peripheral circuit.

(17) A seventeenth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (1) to (16), wherein the insulating layer of the memory cell is a multi-layer of insulating layers having different band gaps.

(18) An eighteenth mode is a semiconductor memory device as defined in the foregoing paragraph (17), wherein the insulating layer of the memory cell comprises a multi-layer of a silicon oxide layer and a silicon nitride layer and the silicon oxide layer is present in contact with a P-type semiconductor layer formed in the silicon substrate.

1000986-034900

The following examples are useful examples upon manufacture of a semiconductor device having a memory array specifically.

(19) A nineteenth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (1) to (18), wherein at least one of plural semiconductor layers containing the impurities of the memory cell is present extending in a direction perpendicular to the word line in the semiconductor substrate.

(20) A twentieth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (1) to (19), wherein a layer in contact with the insulating layer for forming the memory cell among the plural semiconductor layers containing the impurities of the memory cell is present being separated for every memory cell.

(21) A twenty first mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (1) to (20), wherein a conductive plug is electrically connected to a layer formed to the lowest portion among the plural semiconductor layers containing impurities for forming the memory cell.

In this example, the planer region for each of the devices can be kept small by the use of the conductive plug.

(22) A twenty second mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (1)

2025-03-09 09:25:00

to (21), wherein a layer formed at the lowest portion among plural semiconductor layers containing impurities for forming the memory cell is electrically connected with a conductive layer extending in a direction perpendicular to the word lines in a planer arrangement.

(23) A twenty third mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (1) to (22), wherein the layer present extending in a direction perpendicular to the word line in the planer arrangement among the plural semiconductor layers containing the impurities of the memory cell is electrically connected with one of diffusion layers of the insulated gate field effect transistor (MISFET) formed in the semiconductor substrate and connected electrically with the conductive layer extending in the direction perpendicular to the word line in the planer arrangement to the other of the diffusion layers of the MISFET.

(24) A twenty fourth mode is a semiconductor memory device characterized by including plural memory arrays each comprising plural word lines; plural data lines arranged so as to intersect the plural word lines in a planer arrangement; plural memory cells which are disposed each at a desired intersection between the plural word lines and the plural data lines and each connected to the corresponding word line and corresponding data line; a common data line disposed in common with the plural data lines; and plural signal transmission

means having a switching function for connecting the common data line to the plural data lines respectively; wherein the memory cell has a multi-layer of a conductive layer, an insulating layer and a plural semiconductor layers containing impurities and a potential can be applied to the insulating layer that enables movement of the carriers by way of the multi-layer.

(25) A twenty fifth mode is semiconductor memory device characterized by including plural memory arrays each comprising plural word lines; plural data lines arranged so as to intersect the plural word lines in a planer arrangement; plural memory cells which are disposed each at a desired intersection between the plural word lines and the plural data lines and each connected to the corresponding word line and corresponding data line, a common data line disposed in common with the plural data lines; and plural signal transmission means having a switching function for connecting the common data line to the plural data lines respectively; wherein the memory cell has a multi-layer of a conductive layer, an insulating layer and a plural semiconductor layers containing impurities and the multi-layer of the memory cell has a bistable characteristic of a resistance value.

(26) A twenty sixth modes a semiconductor memory device characterized by including plural memory arrays each comprising plural word lines; plural data lines arranged so as

10009826 031592
"05 FEB" 92860007

to intersect the plural word lines in a planer arrangement; plural memory cells which are disposed each at a desired intersection between the plural word lines and the plural data lines and each connected to the corresponding word line and corresponding data line; a common data line disposed in common with the plural data lines; and plural signal transmission means having a switching function for connecting the common data line to the plural data lines respectively; wherein the memory cell has a multi-layer of a conductive layer, an insulating layer enabling a tunnel effect and a plural semiconductor layers containing impurities, and the plural semiconductor layers containing the impurities are present in the semiconductor substrate.

(27) A twenty seventh mode is a semiconductor device as defined in any one of the foregoing paragraphs (1) to (26), wherein at least a memory cell and, further, the memory device are formed on a silicon on insulator substrate.

(28) A twenty eighth mode is a semiconductor memory device as defined in any one of the foregoing paragraphs (1) to (27), wherein plural bit lines have one sense amplifier in common in the memory cell array region.

(29) A twenty ninth mode is a semiconductor device having a bistable diode in a semiconductor substrate.

In this mode, the bistable diode is constituted not being stacked on the semiconductor substrate but being

contained in the semiconductor substrate. Among all, it is important that the semiconductor layer region of the bistable diode is formed in the semiconductor substrate. That is, a desired portion of the prepared semiconductor substrate is used at least as a portion of the semiconductor layer of the bistable diode. It is of course possible to use a desired portion of the prepared semiconductor substrate as all of various semiconductor layers of the bistable diode. This example is novel and can utilize the bistable diode with a sufficiently effective characteristic.

In the specification of the present application, it is apparent that the semiconductor substrate also includes the substrate prepared by disposing an epitaxial layer on a desired semiconductor substrate.

(30) A thirtieth mode is a semiconductor memory device wherein the semiconductor device or the semiconductor memory device according to the invention of the present application is such that the memory device is disposed in the semiconductor substrate and the memory capacity is 256 Mbits or more.

In this mode, the memory device is constituted not being stacked on the semiconductor substrate but being contained in the semiconductor substrate. This mode is novel and the memory device can be utilized with a sufficiently effective characteristic. Then, according to the constitution

of the invention of the present application, a semiconductor memory device having a memory capacity of 256 Mbits or more can be constituted while effectively insuring the memory characteristic, the switching characteristic or the regulation for the device occupying area.

In the same manner as explained for the foregoing paragraph (29), the memory device is constituted not being stacked on the semiconductor substrate, but being contained in the semiconductor substrate. Among all, it is important that the semiconductor layer region of the memory device is formed in the semiconductor substrate. That is, a desired portion of the prepared semiconductor substrate is used at least as a portion of the semiconductor layer of the memory device. It is apparent that a desired portion of the prepared semiconductor substrate can be used as all of various semiconductor layers of the memory device.

The invention of the present application can at first provide a semiconductor memory device in which the memory device is disposed in the semiconductor substrate and the storage capacity is 256 Mbits or more.

(31) A thirty first mode is a method of manufacturing a semiconductor memory device comprising a step of forming device isolation regions for electrically isolating devices to a semiconductor substrate; a step of forming an impurity diffusion layer in the substrate by implantation of ions at

20060926 034002

high energy in a memory cell array region and then forming an insulating layer on the surface of the substrate; a step of forming a word electrode in the memory cell array region and a gate electrode of an insulated gate field effect transistor (MISFET) in a peripheral circuit region; a step of etching a silicon substrate using a region covering the word electrode as at least an area corresponding to a mask, and thereby isolating the memory array for every cell; a step of depositing an insulating interlayer, then opening a contact hole and burying a conductive body into the contact; and a step of forming a bit line in the memory cell array region and a local interconnect layer in the peripheral circuit region.

The concrete method thereof is to be explained in the column for preferred embodiments.

Brief Description of Drawings

Fig. 1 is an equivalent circuit of an existent 1 transistor memory cell.

Fig. 2 is a cross sectional view of an existent semiconductor memory device.

Fig. 3 is a cross sectional view showing the stacking of a memory cell according to the invention of the present application and a band structural view in various states.

Fig. 4 is a graph showing a memory operation characteristic of a memory cell used in the invention of the

present application.

Fig. 5 is a view showing an arrangement of a memory array of a semiconductor memory device.

Fig. 6 is a cross sectional view in the direction perpendicular to a bit line and an upper plan view in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 7 is a cross sectional view in the direction perpendicular to a bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 8 is an upper plan view in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 9 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 10 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 11 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the

RECEIVED "031903
10009826

present application.

Fig. 12 is an upper plan view in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 13 is an upper plan view in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 14 is a cross sectional view in the desired direction in the view shown in Fig. 13.

Fig. 15 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 16 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 17 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 18 is a cross sectional view in the direction perpendicular to the word line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

2025 FEB 03 15:00

Fig. 19 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 20 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 21 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 22 is a cross sectional view in the direction perpendicular to the word line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 23 is a band structural view of an insulating layer in a multi-layer.

Fig. 24 is a band structural view of an insulating layer in a multi-layer.

Fig. 25 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 26 is a cross sectional view in the direction

perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 27 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 28 is a upper plan view in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 29 is a cross sectional view in the direction perpendicular to the word line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 30 is a cross sectional view in the direction perpendicular to the word line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 31 is a cross sectional view in the direction perpendicular to the word line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 32 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the

2005 FEB 03 1900

present application.

Fig. 33 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 34 is a cross sectional view in the direction perpendicular to the word line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 35 is a cross sectional view in the direction perpendicular to the bit line in one manufacturing step for a semiconductor memory device according to the invention of the present application.

Fig. 36 is a view showing an example of a layout for sense amplifiers in a semiconductor memory device according to the invention of the present application.

Fig. 37 is a graph showing one impurity profile of a memory cell in a semiconductor memory device according to the invention of the present application.

Fig. 38 is a graph showing current-voltage characteristic of a memory cell in a semiconductor memory device according to the invention of the present application.

Fig. 39 is a graph showing the state during data holding of a memory cell in a semiconductor memory device according to the invention of the present application.

202509280007

Fig. 40 is a graph showing the state during data reading of a memory cell in a semiconductor memory device according to the invention of the present application.

Fig. 41 is a graph showing one impurity profile of a memory cell in a semiconductor memory device according to the invention of the present application.

Fig. 42 is a circuit diagram showing an example of a memory cell array system in a semiconductor memory device according to the invention of the present application.

Fig. 43 is a cross sectional view showing an example of a memory cell array system in a semiconductor memory device according to the invention of the present application.

Fig. 44 is a circuit diagram showing an example of a memory cell array system in a semiconductor memory device according to the invention of the present application.

Fig. 45 is a circuit diagram showing an example of a memory cell array system in a semiconductor memory device according to the invention of the present application.

Fig. 46 is a circuit diagram showing an example of a memory cell array system in a semiconductor memory device according to the invention of the present application.

Fig. 47 is an upper plan view showing an example of a memory cell array system in a semiconductor memory device according to the invention of the present application and a cross sectional view along the direction C-C.

10009826 034502

Best Mode for Carrying Out the Invention

Preferred embodiments according to the invention of the present application will be described specifically along with manufacturing steps.

The flow for the entire process is as described below. At first, a memory array and then an MOSFET used for a peripheral circuits are prepared and, finally, an interconnect layer is prepared in this order. In the present specification, the term MOSFET is used for generally describing a so-called gate insulated field effect transistor (MISFET). That is, this indicates that the insulating layer used for providing the field effect of the transistor is not restricted only to typical oxide layers, among all, silicon oxide.

< Embodiment 1 >

At first, an actual process flow for Embodiment 1 is to be described.

At first, P-type semiconductor substrate (5) is provided to which an isolation oxide (6) is formed by using a well-known selective oxidation method or a shallow trench isolation method. In this embodiment, the shallow trench isolation method capable of planarizing the surface was used. Fig. 6 is referred to. Fig. 6(a) is a cross sectional view and Fig. 6(b) is a plan view. In Fig. 6, a portion of a

1000986-031002

memory array and a peripheral circuit is shown. At first, a separation trench of about $0.3\ \mu\text{m}$ depth is formed to the substrate 5 by a dry etching method. After removing damages caused by dry etching on the trench side wall or the bottom, a silicon oxide was deposited at a film thickness of about $0.7\ \mu\text{m}$ by using a well-known CVD (Chemical Vapor Deposition) method. Then, the oxide at a portion other than the trench is selectively polished by a well-known CMP (Chemical Mechanical Polishing) method to leave only the oxide 6 buried in the trench. Fig. 6(a) shows this state. Fig. 6(b) shows an upper plan view after forming the device isolation region. Fig. 6(a) corresponds to a cross sectional view taken along A-A in Fig. 6(b).

The structure of the semiconductor memory device has a feature in that the device forming region in the memory cell array constitutes a simple line and space. This structure is suitable to the application of lithography of resolution enhancement technology such as phase shifting method.

Then, two types of wells of different conduction types were formed by implantation of impurities at high energy. An N-type well 7 is formed in the memory cell array region in this embodiment. Fig. 7 shows this state.

Successively, as shown in Fig. 8, boron is implanted into a memory cell array region under an acceleration energy of $50\ \text{KeV}$ at a dose of $5 \times 10^{14}\ \text{cm}^{-2}$ using a resist film (1201)

opened only for the portion of the memory cell array as a mask. Then, boron ions are activated by an annealing step at 900°C for 10 sec. Fig. 9 shows this state.

The thus formed P-type diffusion layer (8) constitutes bit lines in the memory array. What is important in this case is that the P-type diffusion layer (8) is electrically isolated by device isolation oxide (6) in a self-alignment manner by making the depth of the P-type diffusion layer (8) shallower than the thickness of the isolation oxide (6). This is because the width of the P-type diffusion layer (8) in parallel with the surface of the substrate is defined by an isolation oxide (6) which is an insulative material and formed previously, when the depth of the P-type diffusion layer (8) is shallower than the thickness of the isolation oxide (6).

Then, after cleaning the surface of the thus prepared semiconductor substrate, an oxide (9) was grown by a well-known thermal oxidation method as shown in Fig. 10. In this step, the oxidation temperature is at 800°C and the film thickness of the oxide was 3 nm. The oxide (9) forms a gate oxide for the MISFET in the region of the peripheral circuit and forms a tunnel layer in the region of the memory array.

Further, as shown in Fig. 11, polycrystal silicon containing phosphorus at high concentration was deposited to a thickness of 100 nm as a word line (10) and a gate electrode (11) to the surface of the oxide. Polycrystal silicon

10009826 031903
20051209 09285000T

containing, for example, boron at high concentration may also be used instead of phosphorus.

In this embodiment, while polycrystal silicon was used as the electrode material, it is of course possible to use a multi-layer of metal and polycrystal silicon in which a barrier metal for suppressing reaction between them in order to decrease the gate resistance. As the metal, a silicide layer not reacting with polycrystal silicon may also be used.

The bistable diode as a basic constitution of the invention of the present application is preferably constituted as described below. The basic structure has a multi-layer structure comprising the conductive layer 1, the insulating layer 2, the n-type silicon layer (3) and the p-type silicon layer (4) as described above.

There can be used, for example, N-type/P-type polycrystal silicon, tungsten, aluminum or copper for the conductive layer 1, silicon oxide layer, silicon nitride and silicon oxinitride layer for the insulating layer (2). Further, usual material can be used for the n-type silicon layer (3) and the P-silicon layer (4). The impurity concentration used is generally within a range from 10^{16} cm^{-3} to 10^{19} cm^{-3} . The thickness for each of the layers used generally ranges from 50 nm to 300 nm for the conductive layer (1) and from 1 nm to 3 nm for the insulating layer (2). The structure in which the ordering of the layer is replaced

between the n-type silicon (3) and the p-type silicon (4), the invention can be practiced substantially under the same conditions. Another embodiment to be described later is also basically based on the conditions for each of the layers described above.

Then, it was fabricated into the shape of a gate electrode (11) in the region for the peripheral circuit and the shape of a word line (10) in the memory array by using a well-known dry etching method as shown in Fig. 12. Fig. 12 is an upper plan view of the semiconductor substrate prepared in this state.

Further, for forming a diffusion layer 13 in the region for the peripheral circuit, impurity ions are implanted using the region for the gate electrode and the resist as a mask region. Arsenic was implanted in an amount about at 5×10^{14} cm⁻² to the n-type MOSFET, while boron was ion implanted by the identical amount to the p-type MOSFET. Then, the implanted impurities were activated by a heat treatment, specifically, by heating the substrate under the conditions at 950°C for 10 sec, to form a diffusion layer 13 for the region of the peripheral circuit. The diffusion layer itself may be formed basically by usual structure and method.

Then, a memory array is formed. Since the memory cell is continuous in the direction of the bit lines in this stage, it has to be isolated for every cell. For this purpose, as

2025-10-09 10:00:00

shown in Fig. 13, the substrate is etched using a resist mask (12) in which only the memory array region is opened and using the word line electrode as a mask. It is conducted specifically as described below.

At first, a 3 nm tunnel oxide layer is etched. Successively, as shown in Fig. 14(a), silicon substrate is etched by 200 nm to expose the P-type diffusion layer (8) as the bit line. Fig. 14(a) is a cross sectional view in the direction A-A in Fig. 13. The peripheral circuit is covered with the resist 12. As a result, the cross sectional view in the direction perpendicular to the word line is as shown in Fig. 14(b) in which the memory array is isolated in a self-aligned manner for every cell. As apparent from the foregoing, since the memory cell is formed in the self-aligned manner relative to the bit line and the word line in this embodiment, there is no problem with the misalignment and there is no scattering of the contact area, so that it has a feature that the cell characteristic less varies.

Then, the resist (12) is removed, an oxide layer (14) of about 0.7 μm is deposited by a well-known CVD method and planarized by a well-known CMP method. Fig. 15 is a cross sectional view showing the state. Successively, contacts are apertured to the diffusion layer (8) to form the bit line in the memory cell array region and to the diffusion layer 13 and the gate electrode (11) of the MOSFET in the peripheral

10009826-031902

circuit. A Ti/TiN/W multi-layer is formed by a well-known CVD method to the aperture to form a W plug (15). The plugs are fabricated by a well-known CMP method. Fig. 16 is a cross sectional view showing the state.

The advantage of this structure is reduction in the bit line resistance. That is, as shown in Fig. 17, metal interconnect layer (16) is formed. Fig. 18 shows a cross sectional view in the section perpendicular to the word line in the memory cell array. Since the bit line (8) of high resistance comprising the diffusion layer is shunted with the interconnect layer 16 of low resistance, the apparent resistance of the bit lines can be reduced.

Further, an interlayer insulation layer (17) is deposited, a plug (18) is formed after aperturing a contact, and interconnect layer (19) is formed to obtain a desired semiconductor memory device. Fig. 19 is a cross sectional view showing this state.

Finally, the advantageous features of this invention are summarized as below.

At first, since a capacitor is not required, height difference between the memory cell array and the peripheral circuit is small. Further, since no thermal step accompanying the capacitor step is required, the performance of the peripheral circuit MISFET is excellent. Further, compared with DRAM having existent 1 transistor memory, since the

2025 FEB 03 10:00

memory cell area is about one-half and the process is much more simplified, high yield and low cost can surely be expected.

< Embodiment 2 >

Embodiment 2 concerns a method of attaining particularly high speed memory operation.

One of important factors for determining the operation speed of the semiconductor memory device according to the invention of the present application is a tunnel current at a low impedance state that flows to the memory cell upon data reading. A most effective method for increasing the tunnel current is thinning of a tunnel oxide. By the way, thinning for the gate oxide in the region of the peripheral circuit has a conflicting characteristic of increasing the consumption power during stand-by state. Usually, in the structure as in the Embodiment 1 described above, the material and the dimension such as width, length and thickness of various materials constituting the semiconductor device are designed while taking both of such characteristics into a consideration.

Under the background described above, this example shows a structure further improved in this regard. Accordingly, this example can reduce the consumption power in the region of the peripheral circuit while maintaining high operation speed of the semiconductor memory device. Further,

2025720" 9286007

this can facilitate the design for each of portions in the semiconductor device.

In this embodiment, film thickness of the oxide is made different between the memory array and the peripheral circuit. That is, the film thickness of the oxide in the memory cell is thinned so as to ensure a sufficient tunnel current, while the oxide in the peripheral circuit is set to a film thickness not increasing the consumption power during the stand-by state. Only the main portion is to be explained below. Other matters are basically identical with those described above.

Fig. 20 shows a cross sectional view of this example. Reference numerals for respective portions except for insulating layers 901 and 902 described below are identical with those explained above. In this example, the tunnel oxide (901) in the memory array region is 1.5 nm and the gate oxide 902 in the region of the peripheral circuit is 3 nm. Manufacturing steps other than the formation of the oxide are identical with those in Embodiment 1. The tunnel/gate oxides of the two type of film thickness are formed as described below. At first, an oxide of 1.5 nm was formed over the entire surface of a substrate. Then, only the memory cell array region is opened and the oxide film of the memory array is removed by wet etching using a resist mask covering the peripheral circuit region. Then, the entire surface of the substrate is oxidized to a thickness of 1.5 nm. In this way,

the oxide could be formed to 1.5 nm in the memory cell array and 3 nm in the peripheral circuit. Higher speed for the memory operation could be attained in this example.

Since the portions other than those described in Fig. 20 are identical with those in Fig. 19, the detailed explanations are omitted.

< Embodiment 3 >

Embodiment 3 concerns a method of particularly improving the characteristic of the tunnel oxide. Specifically, it proposes a method of increasing the current during data reading while suppressing the current during data holding. Only the principal portion is to be explained. Other matters are basically identical with those described previously.

For this purpose, a multi-layer of silicon oxide (903)/silicon nitride (904) was used as a tunnel/gate oxide. Fig. 21 shows a cross section in this state along the direction parallel with the word line. Fig. 22 shows a cross section in this state along the direction perpendicular to the word line in the memory cell array. In Fig. 21 and Fig. 22, the same reference numerals as those in the previous figures depict identical portions.

Use of the multi-layer tunnel film provides the following effects. A schematic band structure during data

holding is as shown in Fig. 23. In the figure, E_c shows the lower end of the conduction band and E_v shows the upper end of the valence electron band. The direction of the tunnel current is shown by an arrow.

Since both the silicon oxide 903 and the silicon nitride 904 function as a barrier for the tunnel in this case, the leak current is suppressed. On the other hand, a schematic band structure in a case of data reading, that is, where a bias higher than a predetermined level is applied to the word electrode as shown in Fig. 24. As apparent from the band diagram, only the silicon oxide 903 functions as the tunnel barrier for the electrons in this case, the effective thickness of the tunnel insulating layer is thinned compared with that during data holding. As a result, the tunnel current increases and high-speed data reading is enabled.

As apparent from the operation, the same effect can also be expected by the combination of insulating layers of different band gaps. It is a basic concept to use such a combination of insulating layers that an insulating layer having a larger forbidden band width functions as a barrier to the tunneling effect for the carriers during data reading. As the combination, silicon oxide/tantalum oxide, silicon nitride/tantalum oxide and the like may be used for instance, in addition to the examples described above. Actual design values are changed naturally depending on required

2025-03-19 09:26:00

characteristics, and the thickness for each of the insulating layers is selected within a range about from 5 Å to 30 Å. Further, in view of the design for the characteristics and the manufacture, combination of two layers is most practical but more than two layers of insulating layers may be constituted so as to agree with the basic concept of this invention described above.

Further, there exists a point to be noted in this embodiment. As apparent from the operation principle described above, a positive bias has to be applied to the word electrode. Accordingly, referring to the principle of the bistable diode, it is necessary that the bit line (801) is formed with an N-type diffusion layer while the well (701) covering the memory array is formed with P-type.

The manufacturing steps for this embodiment are substantially identical with those for Embodiment 1 except for the step for gate oxide. The step for manufacturing the gate oxide is as described below. At first, a silicon oxide of 2 nm film thickness is formed over the entire surface of the substrate. Successively, a silicon nitride of 1 nm film thickness is formed by surface nitridation to form a multi-layer of silicon oxide/silicon nitride.

As the material for the word electrode, N-type polycrystal silicon containing phosphorus at high concentration is used in this embodiment but polycrystal

silicon containing boron at high concentration or metal such as tungsten may also be used. However, it is effective to use a material having a small work function as the word electrode in order to lower the application voltage during data reading with a view point of reducing the consumption power. In this meaning, N-type polycrystal silicon is optimum among them. The material for the word electrode can be considered in the same manner also in other examples than this embodiment.

< Embodiment 4 >

Embodiment 4 concerns a manufacturing method and, among all, it relates to a manufacturing method particularly practically useful memory cell array. Only the principal portion is to be explained. Other matters are basically identical with those described previously.

Embodiment 1 includes a step of etching the silicon substrate using the word electrode (10) and the isolation oxide (6) as a mask upon isolation of the memory array for every cell as shown in Fig. 11 and Fig. 12. In this case, since the device isolation region (6) has a tapered shape, the device forming region has an inverted tapered shape. This results in the possibility of etch residue, more specifically, silicon remains after etching along the side wall when the silicon substrate is etched. This means that the memory array is not isolated for every cell. This embodiment concerns a

20050310 031000

manufacturing method for avoiding the occurrence of such failure.

For this purpose, the silicon substrate is etched under the condition with no selectivity to the oxide film, that is, the isolation oxide (6) is etched simultaneously to obtain a state as shown in Fig. 25. That is, the device isolation insulating layer (6) and the diffusion layer (8) are basically in flush with each other. According to this example, protrusions such as etching residue pointed out before are not formed. As described above, according to this embodiment, the memory array can surely be isolated for every cell, in contrast to the case of Embodiment 1. Subsequently, an oxide interlayer (14) is deposited, plugs (18) and interconnect layer (19) are formed to obtain a desired semiconductor memory device. Fig. 26 is a cross sectional view showing this state. Since other portions than described above in this embodiment are identical with those in the previous embodiments, detailed explanations for them are omitted.

< Embodiment 5 >

In Embodiment 5, a self-alignment process is applied upon opening of bit line contacts. As a result of applying this embodiment, since bit lines can be shunted at many locations without increasing the cell area, apparent bit line resistance can be greatly reduced. Only the principal portion

2025720" 9286001

is to be explained below. Other matters are basically identical with those described previously.

The steps up to the formation of the gate oxide are identical with those in Embodiment 1. It is of course possible to use plural, for example, two types of tunnel insulating layers in view of thickness or a multi-layer tunnel insulating layer can be used as described for Embodiment 2 or Embodiment 3 in combination with this embodiment.

Then, for the application of the self-alignment contact opening process, after depositing an electrode material that forms the word line (1001)/gate electrode (1101), silicon nitride (20) is deposited to 100 nm by a well-known CVD method and fabricated by well-known dry etching. Fig. 27 shows a cross sectional view in this state along the direction parallel with the word line. In Fig. 27, are shown a semiconductor substrate 5, an impurity diffusion region 8 and an insulating layer 9 as in the previous embodiments. an upper plan view in this case shown in Fig. 28. Further, Fig. 29 shows a cross sectional view along the direction vertical to the word line. Each of the cross sectional views for Fig. 29, Fig. 30 and Fig. 31 is a cross sectional view for each of the steps along the direction A-A in Fig. 28.

Further, the tunnel oxide and the silicon substrate are etched by 200 nm only in the memory array using the word electrode region as a mask. Successively, silicon nitride

1009876-031902

(2001) is deposited to 30 nm into a state as shown in Fig. 30. Then, silicon nitride is fabricated by anisotropic etching to 30 nm to form a side wall silicon nitride (2001) (Fig. 31).

Then, after cleaning, a silicon oxide film (14) is deposited by 0.7 μm as an insulating interlayer and then flattened by a well-known CMP method (Fig. 32).

Further, plugs (15) and interconnect layers (16) are formed in the same manner as in Embodiment 1 (Fig. 33). Fig. 32 and Fig. 33 are cross sectional views showing the memory array and the peripheral circuit. A cross sectional view in the direction vertical to the word line in the memory array is as shown in Fig. 34. As a result of the application of the self-aligned contact opening process using the insulative region 6, plural contacts can be opened in the bit line diffusion layer to greatly reduce the bit line resistance without increasing the area.

< Embodiment 6 >

Embodiment 6 uses silicon on insulator (SOI: Silicon On Insulator) as a substrate. This embodiment has the following advantageous features. In Embodiments 1 to 5 described previously, the contact opening dry etching to the diffusion layer (8) in the memory cell array has to be conducted by controlling the time because of the absence of a layer as an etch stopper in the underlayer, for example, as shown in Fig.

14. However, by using the silicon on insulator substrate, etching can be stopped at the oxide layer (21) and the problems can be overcome.

Fig. 35 shows a cross sectional view up to the formation of the first interconnect layer, and manufacturing steps in this embodiment are substantially identical with those in Embodiment 1.

Various modes from Embodiments 1 to 6 have been described above and it is apparent that the constitutions of various embodiments described above can be used in an appropriate combination to the memory device. Two or more of them can of course be combined and each of the advantageous feature can be utilized.

< Embodiment 7 >

Embodiment 7 relates to layout of a memory cell array according to the invention of the present application. Fig. 36 shows the layout of a memory cell array and sense amplifiers. In contrast to memories having a folded bit line structure, memory cells 66 are arranged to all intersections 62 between the word lines 64 and the bit lines 65. For the memory device, the constitution of various embodiments explained previously can be used. Combination of two or more of them is of course possible. The advantageous features of each of them can be utilized.

10005826-031900

Since the memory according to the invention of the present application is adapted for non-destructive reading, one sense amplifier 67 is used in common with plural cells and the number of sense amplifiers can be decreased greatly compared with a semiconductor memory device having existent 1 transistor type memory cell. Then, as illustrated in Fig. 36, a system is adapted to bundle plural bit lines 65, which are selected by the switch and inputted into the sense amplifiers 67. As the effect obtained by reducing the number of the sense amplifiers 67, the number of division for the bit lines can be increased without increasing the chip area so much. As a result, the capacity for the bit line can be decreased to enable high speed operation of the memory.

< Embodiment 8 >

Embodiment 8 relates to a method of forming a memory cell for micro-miniaturizing the memory cell array according to the invention of the present application to a size of sub 0.1 μm level. As described already for Embodiment 1, bit lines can be formed in the self-aligned manner by making the PN junction that forms a memory cell shallower than the depth of the device isolation region. However, this involves a subject to be solved. That is, for attaining the memory operation, it is necessary to restrict the switching voltage in order to attain low voltage operation of the cell while

suppressing punch-through in the depletion layer of the PN junction and the depletion layer of the MOS boundary simultaneously to attain the memory operation. For this purpose, a PN junction profile as shown in Fig. 37 is formed. In the graph, the abscissa expresses the depth from the surface of the semiconductor substrate and the ordinate expresses the impurity concentration. The graph shows each of profiles for the concentrations of the doner and the acceptor. The PN junction is formed around the intersection between both of the curves as the center.

The advantageous feature is as described below. That is, a so-called retro-grade type profile is adopted in which the concentration is higher at the inside than on the surface of the substrate both for the P-layer and the N-layer. As a result, the concentration in the PN junction is increased and punch-through can be avoided. Simultaneously, since the impurity concentration at the MOS boundary is low, the switching voltage can also be set to 2 V or lower. In this embodiment, phosphorus was implanted under an acceleration voltage of 210 KeV, and at a dose of $3 \times 10^{13} \text{ cm}^{-2}$ and boron was implanted under an acceleration voltage of 30 KeV at a both of $3 \times 10^{13} \text{ cm}^{-2}$. The current/voltage characteristics of the thus obtained memory cell are as shown in Fig. 38, which exhibits a so-called hysteresis characteristic. In Fig. 38, Fig. 39 and Fig. 40 the abscissa represents the voltage and

the ordinate represents the current.

Then, the operation of the memory cell is to be explained based on the characteristics. Fig. 39 shows a load line of a non-selected cell (stand-by state). With a view point of reducing the consumption power during stand-by state, an application voltage as low as possible providing that the data can be held (about 1.2 V in a case of the example of Fig. 39) is applied. On the other hand, the voltage applied to the word line and the bit line is changed during data reading into a load line state as shown in Fig. 40. Then, the data is sensed depending on the change of the flowing current. As can be seen from the operation, the current ratio of a to b in Fig. 40 is an aimed index for the performance of this memory. That is, increase of the reading current b during reading leads to high speed operation of the memory and, simultaneously, can increase the number of cells connected to one bit line, so that the chip area can be reduced.

It will be apparent that when the polarities of N and P conduction types of the semiconductor materials constituting the device of this embodiment are inverted, it can also operate in the same manner as the memory by inverting the polarity of the application voltage. It will be apparent that the method of forming this memory cell can be applied to the manufacturing methods as described in Embodiments 1 to 6.

10009826-031900

< Embodiment 9 >

Embodiment 9 relates to a method of controlling the switching voltage.

It is desirable that the switching voltage can be optionally set quite independently of suppression for punch-through. For this purpose, impurities are ion implanted to a shallow depth near the MOS boundary of the memory cell. In this embodiment, with an aim of lowering the switching voltage for low voltage operation, arsenic is ion implanted under an acceleration voltage of 80 KeV at a dose of $1 \times 10^{13} \text{ cm}^{-2}$ to a memory device having the impurity profile shown in Fig. 37. This results in a structure in which donor profile has a peak at the MOS boundary as shown in Fig. 41. This compensates the acceptor near the MOS boundary to lower the effective impurity concentration and the switching voltage can be lowered to 1.5 V. Phosphorus may also be used instead of arsenic. In this embodiment, arsenic is ion implanted in order to lower the switching voltage but boron may of course be implanted in order to increase the switching voltage. This method of forming the memory cell is applicable to the manufacturing methods described in Embodiments 1 to 6.

< Embodiment 10 >

Embodiment 10 concerns a memory cell array. Since the memory cell according to the invention of the present

application utilizes the tunnel phenomenon, ON current is basically small. Accordingly, in order to attain high speed operation of the memory, it is extremely important to reduce the bit line capacitance. For this purpose, a memory cell array having a hierarchical bit line constitution shown in Fig. 42 was adopted. Fig. 42 shows a case of using an MINP type cell as the memory cell. Multi-divided BL (Bit Line) in Fig. 42 comprises a P-type diffusion layer and one of them is connected by way of a PMOS switching transistor (SHR) to GBL (Global Bit Line) of low resistance. Simultaneously, the other of BL is connected by way of a PMOS switching transistor (PC) to a precharge line (VPC). As a result, as one of advantageous feature of this embodiment, the potential for the non-selected BL is fixed and data holding is stabilized. BL and GBL are arranged in parallel with each other in a planer arrangement and their pitches are identical. In this embodiment, the bit line capacitance can be reduced greatly by setting the number of the memory cells connecting to each BL to 10.

Fig. 43 shows an upper plan view and a cross sectional view of this embodiment. Fig. 43(a) is an upper plan view and Fig. 43(b) is a cross sectional view in which each of the regions is shown in correspondingly. Fig. 43(b) is a cross sectional view taken along A-A in Fig. 43(a). In the figures, reference numeral 69 denotes a global bit line and a region

depicted by reference numeral 71 shown at the inside thereof is a contact region of the global bit line. SHROb is a region for a selected transistor and PCOb and PC1b are switching transistors of a precharge line. Reference numeral 72 shows a contact region of the precharge line. Further, reference numeral 10 shows a word line. For the cross sectional view, portions identical with those described above are depicted by identical reference numerals. However, reference numeral 69 denotes the global bit line described above and 70 denotes an insulating layer on the side wall.

This invention adopts a structure of connecting the precharge line (VPC) in the diffusion layer and taking appropriate shunt with a view point of reducing the area but, in addition, it may of course be possible to open all contacts to the precharge line (VPC) and connect with the interconnect layer instead of the diffusion layer connection. Further, in this embodiment, the number of cells connecting to each of the bit lines is set to 10 with a primary aim of reducing the bit line capacitance, but it will be apparent that the number of cells connected to each of the bit lines may be increased in a case of intending to further reduce the chip area. Furthermore, while use of the MINP type cell as the memory cell is shown in this embodiment, it will be apparent that an MIPN type of inverted polarity can also be used. In this case, since the BL (Bit Line) comprises an N-type diffusion layer,

2006 FEB 9 23:00

the switching transistor is NMOS.

< Embodiment 11 >

Embodiment 11 discloses an invention of an memory array having a hierarchical bit line constitution described in Embodiment 10, in which the pitch for GBL is made moderate than the pitch for BL to facilitate the production process. Fig. 44 shows a circuit diagram of this embodiment and Fig. 45 shows an upper plan view and a cross sectional view. In Fig. 45, (a) is an upper plan view and (b) is a cross sectional view in which each of the regions is shown correspondingly. Fig. 45(b) is a cross sectional view taken along line B-B in Fig. 45(a).

In the figures, reference numeral 69 denotes a global bit line and a region 71 depicted in the inside thereof is a contact region of the global bit line. Reference numeral 72 shows a contact region of a precharge line. SHR00b is a region for a selected transistor and PC00b, PC01b are switching transistors of the recharge line. They correspond to those of the circuit diagram shown in Fig. 44. Further, Reference numeral 10 denotes a word line. In the cross sectional view, the portions identical with those in the previous embodiment are shown by the identical reference numerals. Reference numeral 69 shows a global bit line described above and 70 shows an insulating layer on the side

10009826-034902

wall.

Like that in Embodiment 10, multi-divided BL comprising a diffusion layer is connected by way of a switching transistor (SHR) to GBL of low resistance and the pitch for GBL is twice the pitch for BL in this embodiment. For enabling this, selected transistors of BL adjacent with each other (for example, SHR00b and SHR01b) are arranged being displaced in the direction of BL. For attaining the structure without moderating the BL pitch, the diffusion layer is connected below the device isolation region as shown in Fig. 45 in view of the process. In this embodiment, use of a MINP type cell as the memory cell is shown but it will be apparent that an inverted polarity type MIPN may also be used. In this case, since the BL (Bit Line) comprises an N-type diffusion layer, the switching transistor is NMOS.

< Embodiment 12 >

Embodiment 12 is an example of a memory array having a hierarchical bit line constitution in which the pitch for the global bit line is moderated which is described in Embodiment 11, wherein the constitution of the peripheral circuit is simplified and reduction of the chip area is enabled. Fig. 46 shows a circuit diagram of this embodiment and Fig. 47 shows an upper plan view and a cross sectional view. Fig. 47(a) is an upper plan view and Fig. 47(b) is a cross sectional view,

in which each of the regions is shown correspondingly. Fig. 47(b) is a cross sectional view taken along line C-C in Fig. 47(a).

In the figures, reference numeral 69 denotes a global bit line and a region 71 is a contact region of the global bit line. Reference numeral 11 denotes a gate electrode of a peripheral circuit. SHR00b is a selected transistor region and PC00b, PC11b are switching transistors of a precharge line. They are corresponding to those of the circuit diagram shown in Fig. 46. Further, reference numeral 10 denotes a word line. For the cross sectional view, the portions identical with those in the previous embodiments carry the same reference numerals. However, reference numeral 69 denotes the global bit line and 70 denotes the insulating layer on the side wall.

This embodiment has a feature in holding the data of the memory cell connected to the non-selected BL in the floating state. That is, only one of the bit lines BL is connected by way of a switching transistor (SHR) to a global bit line (GBL), which is greatly different from the constitution of Fig. 42 and Fig. 44. As a result, the number of the switching transistors is reduced to one-half to attain the reduction of the chip area. In this embodiment, while use of an MINP type cell as the memory cell is shown, it will be apparent that an inverted polar type MIPN can also be used. In this case, since the BL (Bit Line) comprises an N-type

diffusion layer, the switching transistor is NMOS.

While the invention of the present application has been described specifically, since the cell area can be reduced to one-half of that in the existent DRAM, according to the invention of the present application, the chip area can be decreased greatly. Further, since no capacitor is required basically, the height difference with respect to the peripheral circuit can be decreased. In addition, since the number of thermal steps can be decreased drastically compared with the existent case, it does not deteriorate the performance of the peripheral circuit MOSFET (or MISFET) and is extremely suitable to system LSI such as logic embedded DRAM. Further, since the capacitor is no more required, the invention of the present application also has an effect of reducing the number of masks to remarkably simplify the process and decrease the manufacturing cost compared with the existent DRAM. Further, since refreshing is not required, the consumption power is extremely small as well. In addition, since data can be read without destruction, refreshing is not required and the number of sense amplifiers can also be reduced. As the effect, multiple-division of the bit line is possible and the bit line capacitance can be reduced to make cell operation speed higher.

Further, by the use of a retro grade type profile for the impurities constituting the memory cell, micro

10009526-034902

miniaturization down to the sub 0.1 μm level is possible. This can be said as a scale index in a case of using the bistable diode as a memory cell. Further, the hierarchical bit line structure is essential technique for the improvement of the performance in this memory that utilizes the tunnel phenomenon.

As described above, a semiconductor memory device having a memory capacity of 256 Mbits or more can be attained advantageously according to the invention of the present application.

For easy understanding of the drawings, principal reference numerals are described as below.

1 --- metal, 2 --- insulating layer, 3 --- N-type semiconductor, 4 --- P-type semiconductor, 5 --- semiconductor substrate, 6 --- isolation oxide, 7 --- N-type well covering memory array, 701 --- P-type well covering memory array, 8 --- P-type impurity diffusion layer, 801 --- N-type impurity diffusion layer, 9, 901, 902 --- insulating layer, 903 --- silicon oxide, 904 --- silicon nitride, 10, 1001 --- word line, 11, 1101 --- peripheral circuit gate electrode, 12 --- resist, 13 --- impurity diffusion layer of a transistor in peripheral circuit, 14 --- insulating interlayer, 15 --- plug, 16 --- interconnect layer,

17 --- insulating interlayer, 18 --- plug,
19 --- interconnect layer, 20, 2001 --- silicon nitride,
21 --- silicon oxide, 50 --- transistor, 51 --- capacitor,
60 --- memory cell array, 61 --- peripheral circuit,
62 --- word and bit cross region, 63 --- capacitor,
64 --- word line, 65 --- bit line, 66 --- memory cell,
67 --- sense amplifier, 68 --- sub bit line, 69 --- global
bit line, 70 --- insulating layer on side wall,
71 --- contact for global bit line,
72 --- contact for precharge line,
76 --- interconnect layer.

In the figures, members depicted by reference numerals each in () show the members corresponding to the reference numerals or those formed in the corresponding steps.

Industrial Applicability

The invention of the present application can provide a semiconductor memory device of high integration density.

CLAIMS

1. A semiconductor memory device comprising:

a semiconductor substrate;

a memory cell array, disposed on the semiconductor substrate, having plural memory cells, word lines and data lines for selecting the memory cells; and

a peripheral circuit disposed on the semiconductor substrate;

wherein the memory cell has a multi-layer of a conductive layer, an insulating layer and plural semiconductor layers containing impurities, and a potential can be applied to the insulating layer that enables the movement of carriers by way of the multi-layer.

2. A semiconductor memory device comprising:

a semiconductor substrate;

a memory cell array, disposed on the semiconductor substrate, having plural memory cells, word lines and data lines for selecting the memory cells; and

a peripheral circuit disposed on the semiconductor substrate;

wherein the memory cell has a multi-layer of a conductive layer, an insulating layer and plural semiconductor layers containing impurities, and the multi-layer of the memory cell has bistable characteristics for the resistance

2006-09-26 03:49:03

value.

3. A semiconductor memory device comprising:

a semiconductor substrate;

a memory cell array, disposed on the semiconductor substrate, having plural memory cells, word lines and data lines for selecting the memory cells; and

a peripheral circuit, disposed on the semiconductor substrate, which is constituted with plural insulated gate field effect transistors (MISFET) on the periphery of the memory cell array;

wherein the memory cell has a multi-layer of a conductive layer, an insulating layer that enables the tunneling effect and plural semiconductor layers containing impurities, and the semiconductor layers containing impurities are present in the semiconductor substrate.

4. A semiconductor memory device as defined in claim 1, wherein the plural semiconductor layers containing impurities constituting the memory cell have two semiconductor layers of different p-type and n-type conduction.

5. A semiconductor memory device as defined in claim 4, wherein a position of junction formed of the two semiconductor layers of different p-type and n-type conduction of the memory cell is shallower than the depth of a device isolation region formed in the semiconductor substrate.

6. A semiconductor memory device as defined in claim 4,

wherein a position of a PN junction of the memory cell is shallower than the depth of 0.3 μm from the surface of the semiconductor substrate.

7. A semiconductor memory device as defined in claim 4, wherein at least one of the plural semiconductor layers containing impurities of the memory cell has a impurity concentration that is higher in the inside of the semiconductor substrate than on the surface of the semiconductor substrate.

8. A semiconductor memory device as defined in any one of claims 4 to 7, wherein an impurity concentration of the layer present in contact with the surface of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell is $1 \times 10^{17} \text{ cm}^{-3}$ or less on the surface of the semiconductor substrate.

9. A semiconductor memory device as defined in claim 4, wherein a maximum impurity concentration of a layer present in contact with the surface of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell is $1 \times 10^{17} \text{ cm}^{-3}$ or more.

10. A semiconductor memory device as defined in claim 4, wherein a maximum impurity concentration of the layer present in the inside of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell is $1 \times 10^{17} \text{ cm}^{-3}$ or more.

20250923 09:23:00

11. A semiconductor memory device as defined claim 4, wherein a position of PN junction of the memory cell is at a place deeper than a position at which an impurity concentration is maximum of a layer present in contact with the surface of the semiconductor substrate among the plural semiconductor layers containing impurities for forming the memory cell.

12. A semiconductor memory device as defined in claim 1, wherein the plural semiconductor layers containing impurities of the memory cell comprise two P-type layers putting an N-type layer therebetween, or two N-type layers putting a P-type layer therebetween.

13. A semiconductor memory device wherein which two P-type layers and an N-type layer present apart from the surface of the semiconductor substrate among the three semiconductor layers containing impurities of the memory cell satisfy the conditions as defined in claim 5.

14. A semiconductor memory device as defined in claim 3, wherein the conductive layer of the memory cell is a conductive layer connected to a gate electrode of an insulate gate field effect transistor in the peripheral circuit.

15. A semiconductor memory device as defined in claim 3, wherein the conductive layer of the memory cell comprises a multi-layer containing N-type or P-type polycrystal silicon.

16. A semiconductor memory device as defined in claim 3,

20250926 091900

wherein the insulating layer of the memory cell is an insulating layer connected with an insulating layer of an insulated gate field effect transistor in the peripheral circuit.

17. A semiconductor memory device as defined in claim 1, wherein the insulating layer of the memory cell is a multi-layer of insulating layers having different band gaps.

18. A semiconductor memory device as defined in claim 17, wherein the insulating layer of the memory cell comprises a multi-layer of a silicon oxide layer and a silicon nitride layer and the silicon oxide layer is present in contact with a P-type semiconductor layer formed in a silicon substrate.

19. A semiconductor memory device as defined in claim 1, wherein at least one of plural semiconductor layers containing the impurities of the memory cell is present extending in a direction perpendicular to the word line in the semiconductor substrate.

20. A semiconductor memory device as defined in claim 1, wherein the layer in contact with the insulating layer for forming the memory cell among the plural semiconductor layers containing the impurities of the memory cell is present being separated on every memory cells.

21. A semiconductor memory device as defined in claim 1, wherein a conductive plug is electrically connected to a layer formed in the lowest portion among the plural semiconductor

1000586-031902

layers containing impurities of the memory cell.

22. A semiconductor memory device as defined in claim 1, wherein a layer formed at the lowest portion among plural semiconductor layers containing impurities of the memory cell is electrically connected with a conductive layer extending in a direction perpendicular to the word lines in a planer arrangement.

23. A semiconductor memory device as defined in claim 1, wherein a layer present extending in a direction perpendicular to the word line in the planer arrangement among the plural semiconductor layers containing the impurities of the memory cell is electrically connected with one of diffusion layers of the insulated gate field effect transistor formed in the semiconductor substrate and connected electrically with the conductive layer extending in the direction perpendicular to the word line in the planer arrangement for the other of the diffusion layers of the insulated gate field effect transistor.

24. A semiconductor memory device including plural memory arrays each comprising:

plural word lines;

plural data lines arranged so as to intersect the plural word lines in a planer arrangement;

plural memory cells which are disposed each at a desired intersection between the plural word lines and the plural data lines and each connected to the corresponding word

20060929-031902

wherein the memory cell has a multi-layer of a

conductive layer, an insulating layer and a plural semiconductor layers containing impurities and the multi-layer of the memory cell has a bistable characteristic of a resistance value.

26. A semiconductor memory device including plural memory arrays each comprising;

plural word lines;

plural data lines arranged so as to intersect the plural word lines in a planer arrangement;

plural memory cells which are disposed each at a desired intersection between the plural word lines and the plural data lines and each connected to the corresponding word line and corresponding data line;

a common data line disposed in common with the plural data lines; and

plural signal transmission means having a switching function for connecting the common data line to the plural data lines respectively;

wherein the memory cell has a multi-layer of a conductive layer, an insulating layer enabling a tunnel effect and a plural semiconductor layers containing impurities, and the plural semiconductor layers containing the impurities are present in the semiconductor substrate.

27. A semiconductor memory device as defined in claim 1, wherein at least the memory cell is formed on an On SOI

2025 FEB 10 09:00:00

substrate.

28. A semiconductor memory device as defined in claim 1, wherein plural bit lines have one sense amplifier in common in the memory cell array region.

29. A semiconductor device wherein a bistable diode is configured to have a region included in a semiconductor substrate.

30. A semiconductor memory device wherein at least a portion of a memory device is disposed in the semiconductor substrate and a memory capacity is 256 Mbits or more.

31. A method of manufacturing a semiconductor memory device comprising:

a step of forming a device isolation region for electrically isolating devices in a semiconductor substrate;

a step of forming an impurity diffusion layer in the substrate by implantation of ions at high energy in a memory cell array region and then forming an insulating layer on the surface of the substrate;

a step of forming a word electrode in the memory cell array region and a gate electrode of an insulated gate field effect transistor in a peripheral circuit region;

a step of etching a silicon substrate using a region covering the word electrode as at least an area corresponding to a mask, and thereby isolating the memory array for every cells;

2025 FEB 03 14 00

a step of depositing an interlayer insulating layer,
then opening a contact hole and burying a conductive body into
the contact; and

a step of forming a bit line in the memory cell array
region and a local interconnect layer in the peripheral
circuit region.

206750" 928500T

FIG. 1






FIG. 2



2/26

FIG. 3

3/26

FIG. 4






FIG. 5



4/26

FIG. 6

(a)



(b)



**FIG. 7**


FIG. 8

FIG. 9




FIG. 10




FIG. 11







FIG. 12



9/26

FIG. 15**FIG. 16**

10/26

FIG. 17




FIG. 18




FIG. 19




FIG. 20








FIG. 21*FIG. 22*

14 / 26

FIG. 23*FIG. 24*




FIG. 27




FIG. 28







FIG. 29*FIG. 30**FIG. 31*

FIG. 32




FIG. 33




FIG. 34




FIG. 35









FIG. 36



21 / 26

FIG. 37*FIG. 38*

22 / 26

FIG. 39**FIG. 40**

23 / 26

FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45




FIG. 46





FIG. 47



Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

SEMICONDUCTOR MEMORY DEVICE AND

MANUFACTURING METHOD THEREOF

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

The specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約
国際出願番号を _____ とし、
(該当する場合) _____ に訂正されました。

☒ was filed on 8 / JUNE / 2000
as United States Application Number or
PCT International Application Number
PCT/JP00/03723 and was amended on
15 / NOVEMBER / 2000 (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示している。

Prior Foreign Application(s)

外国での先行出願

11-171557	Japan
(Number)	(Country)
(番号)	(国名)
(Number)	(Country)
(番号)	(国名)

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed

優先権主張なし

17 / JUNE / 1999	
(Day/Month/Year Filed)	
(出願年月日)	
(Day/Month/Year Filed)	
(出願年月日)	

私は、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)	(Filing Date)	(Application No.)	(Filing Date)
(出願番号)	(出願日)	(出願番号)	(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of application.

(Application No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)	
(出願番号)	(出願日)	(現況: 特許許可済、係属中、放棄済)	
(Application No.)	(Filing Date)	(Status: Patented, Pending, Abandoned)	
(出願番号)	(出願日)	(現況: 特許許可済、係属中、放棄済)	

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じているところに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration

(日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (*list name and registration number*)

Nelson H. Shapiro, Reg. No. 17,095, Mitchell W. Shapiro,
Reg. No. 31,568

書類送付先

Send Correspondence to:

Miles & Stockbridge P.C.
1751 Pinnacle Drive, Suite
McLean, Virginia 22102-3833

直接電話連絡先：(名前及び電話番号)

Direct Telephone Calls to: (*name and telephone number*)

Telephone: (703) 903-9000

Fax: (703) 610-8686

唯一または第一発明者名	Full name of sole or first inventor Hideyuki MATSUOKA
発明者の署名	Inventor's signature <i>Hideyuki Matsuo</i>
日付	Date 12/07/2001
住所	Residence Nishi-Tokyo, Japan
国籍	Citizenship Japan
私書箱	Post Office Address c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan

(第二以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for second and subsequent joint inventors.)

第二共同発明者名	Full name of second joint inventor, if any
	<u>Takeshi SAKATA</u>
第二共同発明者の署名	Second inventor's signature
日付	Date
	<u>Takeshi Sakata</u> 12/07/2001
住所	Residence
	Hino, Japan
国籍	Citizenship
	Japan
私書箱	Post Office Address
	c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan
第三共同発明者名	Full name of third joint inventor, if any
	<u>Shinichiro KIMURA</u>
第三共同発明者の署名	Third inventor's signature
日付	Date
	<u>Shinichiro Kimura</u> 12/07/2001
住所	Residence
	Kunitachi, Japan
国籍	Citizenship
	Japan
私書箱	Post Office Address
	c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan
第四共同発明者名	Full name of fourth joint inventor, if any
	<u>Toshiaki YAMANAKA</u>
第四共同発明者の署名	Fourth inventor's signature
日付	Date
	<u>Toshiaki Yamana</u> 12/10/2001
住所	Residence
	Iruma, Japan
国籍	Citizenship
	Japan
私書箱	Post Office Address
	c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan
第五共同発明者名	Full name of fifth joint inventor, if any
	<u>Tsuyoshi KACHI</u>
第五共同発明者の署名	Fifth inventor's signature
日付	Date
	<u>Tsuyoshi Kachi</u> 12/07/2001
住所	Residence
	Kokubunji, Japan
国籍	Citizenship
	Japan
私書箱	Post Office Address
	c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

第六共同発明者名		Full name of sixth joint inventor, if any	
		Tomonori SEKIGUCHI	
第六共同発明者の署名	日付	Sixth inventor's signature	Date
		<i>Tomonori Sekiguchi</i>	12/07/2001
住所		Residence	
		Kokubunji, Japan	
国籍		Citizenship	
		Japan	
私書箱		Post Office Address	
		c/o Hitachi, Ltd., Intellectual Property Group	
		New Marunouchi Bldg. 5-1, Marunouchi 1-chome,	
		Chiyoda-ku, Tokyo 100-8220, Japan	
第七共同発明者名		Full name of seventh joint inventor, if any	
第七共同発明者の署名	日付	Seventh inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第八共同発明者名		Full name of eighth joint inventor, if any	
第八共同発明者の署名	日付	Eighth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
		Japan	
私書箱		Post Office Address	
第九共同発明者名		Full name of ninth joint inventor, if any	
第九共同発明者の署名	日付	Ninth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	